Computer Organization

EECC 550 Spring 2000

MY HOME PAGE RIT Computer Engineering

Monday, 22-Mar-2010 11:24:42 EDT

1845 Visitors Since 6-March-2000


  

  Assignment #1, Due Thursday, March 23.

  Assignment #2, Due Tuesday, April 4.

  Assignment #3, Due Thursday, April 27.

  Assignment #4, Due Tuesday, May 9.

  

For the following lecture notes you can download or view a lecture as an Acrobat PDF file, or as a Microsoft Powerpoint97 file:

3-6-2K Introduction to Computer Design, The Design Hierarchy, Technology Trends, Instruction Set Architecture (ISA) Characteristics and Classifications, CISC Vs. RISC.
3-9-2K MIPS Instruction Set Architecture, Examples, Instruction Formats & Encoding.
3-10-2K Computer Performance Measures: CPI, CPU Execution Equation, Benchmarking, Amdahl's Law.
3-16-2K MIPS Single Cycle Datapath & Control Unit Design.
3-21-2K MIPS Multicycle Datapath and Finite State Machine Control Unit Design
3-27-2K Microprogrammed CPU Control, Exception Handling.
3-31-2K Integer ALU Design, Floating Point Computations.
4-6-2K Midterm Review
4-11-2K Instruction Pipelining, Pipeline Hazards, Forwarding.
4-17-2K The Memory Hierarchy; Basic Cache Design Issues& Cache Performance.
4-28-2K The Memory Hierarchy: Main & Virtual Memory.
5-2-2K Input/Output Organization, Design Considerations & Performance.
5-9-2K Final Exam Review.
Get Adobe Acrobat


  

Monday, Tuesday, Thursday, Friday 4:00-4:50 PM Bldg. 17, Room 1545


  

Dr. Muhammad Shaaban
e-mail: meseec@osfmail.isc.rit.edu
Office: 17-2507 X2373


Office Hours:
My Spring 2000 schedule


  

Current: http://www.rit.edu/~meseec/eecc550-spring2000/
Summer 99: http://www.rit.edu/~meseec/eecc550-summer99/
Summer 98: http://www.rit.edu/~meseec/eecc550-summer98/
Summer 97: http://www.rit.edu/~meseec/eecc550/


  

The course covers the important aspects of the design, organization, and performance evaluation of modern computer systems. This includes: computer performance measures, instruction set architecture classification, input/output organization, CPU datapath and control unit design, microprogramming, arithmetic and logic unit design, and the memory hierarchy, including cache levels and virtual memory.


  

Assembly Programming EECC250,  Introduction to Digital Systems EECC341,  Operating Systems (0603-440).


  

Computer Organization & Design: The Hardware/Software Interface, Second Edition, David Patterson and John Hennessy, Morgan Kaufmann Publishers, 1998


  

Participation and class presence: 5%
Homework Assignments: 25%
Midterm: 25%
Microprogramming Project : 20%
Final Exam: 25%


  

Attending all lecture sessions is expected.


  

1- Introduction: Modern Computer Design Levels, Components, Technology Trends.
2- Instruction Set Architecture (ISA) Characteristics.
3- CPU & Computer System Performance Measures.
4- Hardware Description: Register Transfer Notation (RTN).
5- I/O Organization: Interfacing Processors and Peripherals.
6- Central Processor Organization: Datapath & Control Unit Design.
7- Microprogrammed Control Unit Design.
8- Computer Arithmetic & ALU Design.
9- The Memory Hierarchy.
10- CPU Pipelining.

  This page is 19Kbytes long and was last modified on:   Monday, 25-Feb-2008 17:09:41 EST.
Made with at least 30% post-consumer recycled bits