Mainstream Computer System Components



#1 lec # 10 Spring 2018 4-11-2018

The Memory Hierarchy



#2 lec # 10 Spring 2018 4-11-2018

Addressing The CPU/Memory Performance Gap: **Memory Access Latency Reduction & Hiding Techniques Memory Latency Reduction Techniques: Reduce it!** Faster Dynamic RAM (DRAM) Cells: Depends on VLSI processing technology. Wider Memory Bus Width/Interface: Fewer memory bus accesses needed **Basic Memory Bandwidth Burst Mode Memory Access Improvement/Miss Penalty** e.g 128 vs. 64 bits **Reduction Techniques Multiple Memory Banks:** At DRAM chip level (SDR, DDR, DDR2, DDR3 SDRAM), module or channel levels. Integration of Memory Controller with Processor: e.g AMD and Intel's current processor architecture New Emerging "Faster" RAM Technologies: - New Types of RAM Cells: e.g. Magnetoresistive RAM (MRAM), Zero-capacitor RAM (Z-RAM), Thyristor RAM (T-RAM) ... **3D-Stacked Memory:** e.g Micron's Hybrid Memory Cube (HMC), AMD's High Bandwidth Memory (HBM). **Memory Latency Hiding Techniques:** Hide it! Memory Hierarchy: One or more levels of smaller and faster memory (SRAM-Lecture 8 based cache) on- or off-chip that exploit program access locality to hide long main memory latency. - **Pre-Fetching:** Request instructions and/or data from memory before actually needed to hide long memory access latency. CMPE550 - Shaaban #3 lec # 10 Spring 2018 4-11-2018

Main Memory

- Main (or system) memory generally utilizes Dynamic RAM (DRAM), which use a single transistor to store a bit, but require a periodic data refresh by reading every row increasing cycle time.
 DRAM: Slow but high density
- Static RAM may be used for main memory if the added expense, low density, high power consumption, and complexity is feasible (e.g. Cray Vector Supercomputers).
- Main memory performance is affected by:
 - Memory latency or delay: Affects cache miss penalty, M. Measured by:

SRAM: Fast but low density

- <u>Memory Access time</u>: The time it takes between a memory access request is issued to main memory and the time the requested information is available to cache/CPU.
- <u>Memory Cycle time:</u> The minimum time between requests to memory (greater than access time in DRAM to allow address lines to be stable)
- <u>Peak or Nominal (ideal ?) Memory bandwidth:</u> The maximum sustained data transfer rate between main memory and cache/CPU.
 - In current memory technologies (e.g Double Data Rate SDRAM) published peak memory bandwidth does not take account most of **the memory access latency**.
 - This leads to achievable <u>realistic memory bandwidth</u> < peak memory bandwidth

4th Edition: Chapter 5.3 3rd Edition: Chapter 5.8, 5.9

Or maximum effective memory bandwidth





#6 lec # 10 Spring 2018 4-11-2018



#7 lec # 10 Spring 2018 4-11-2018

Simplified DRAM Speed Parameters

- <u>Row Access Strobe (RAS)Time:</u> (similar to t_{RAC}):
 - Minimum time from RAS (Row Access Strobe) line falling (activated) to the first valid data output.
 - <u>A major component of memory latency</u>. And cache miss penalty M
 Only improves ~ 5% every year.

Effective

Example

- <u>Column Access Strobe (CAS) Time/data transfer time:</u> (similar to t_{CAC})
 - The minimum time required to read additional data by changing column address while keeping the same row address.
 - Along with memory bus width, <u>determines peak memory</u>
 <u>J bandwidth</u>.
 - e.g For SDRAM Peak Memory Bandwidth = Bus Width $/(0.5 \text{ x t}_{CAC})$
 - For PC100 SDRAM Memory bus width = 8 bytes $t_{CAC} = 20$ ns
 - Peak Bandwidth = $8 \times 100 \times 10^6$ = 800×10^6 bytes/sec



DRAM Generations

	Chip Density					
Year	(bits/chip) Size	RAS (ns)	Effective CAS (ns)	~ RAS+ Cycle Time	Memory Type	As
1980	64 Kb	150-180 75 250 ns		- 250 ns	Page Mode	ynchi
1983	256 Kb	120-150 50		220 ns	Page Mode	.onc
1986	1 Mb	100-120 25 190 ns		U	l sne	
1989	4 Mb	80-100	20	165 ns	Fast Page Mode	
1992	16 Mb	60-80	15	120 ns	EDO	M
1996	64 Mb	50-70	12	110 ns	PC66 SDRAM	ŝ
1998	128 Mb	50-70	10	100 ns	PC100 SDRAM	
2000	256 Mb	45-65	7	90 ns	PC133 SDRAM	Iror
2002	512 Mb	40-60	5	80 ns	C2700 DDR SDRAM	
	8000:1		15:1	3:1	\checkmark	DR
	(Capacity	<i>ı</i>)	(~bandwidth)	(Latency	PC3200 DDR (2003) ↓	AM
*			Peak		DDR2 SDRAM (2004)	
2013	8 Gb					
2016	16 Gb	A majo	or factor in cache n	niss penalty M	$\int DDR3 SDRAM (2007)$	
					MPE550 - Shaaban	

#9 lec **# 10** Spring 2018 4-11-2018





Simplified Asynchronous Fast Page Mode (FPM) DRAM Read Timing

(late 80s)



Simplified Asynchronous Extended Data Out (EDO) DRAM Read Timing (early 90s)

• Extended Data Out DRAM operates in a similar fashion to Fast Page Mode DRAM except putting data from one read on the output pins at the same time the column address for the next read is being latched in.



Basic Memory Bandwidth Improvement/Miss Penalty (M) Latency Reduction Techniques

Wider Main Memory (CPU-Memory Bus/Interface):

wider FSB ?

Memory bus width is increased to a number of words ("usually" up to the size of a cache block).

- Memory bandwidth is proportional to memory bus width.
 - e.g Doubling the width of cache and memory doubles potential memory bandwidth available to the CPU.
 e.g 128 bit (16 bytes) memory bus instead of 64 bits (8 bytes) now 24 bytes (192 bits)
- The miss penalty is reduced since fewer memory bus accesses are needed to fill a cache block on a miss.

Interleaved (Multi-Bank) Memory:

1

2

3

Memory is organized as a number of independent banks.

- Multiple interleaved memory reads or writes are accomplished by sending memory addresses to several memory banks at once or pipeline access to the banks.
- <u>Interleaving factor:</u> Refers to the <u>mapping</u> of memory addressees to memory banks. <u>Goal reduce bank conflicts.</u>

e.g. using 4 banks (width one word), bank 0 has all words whose address is:

(word address mod) 4 = 0

Burst Mode Memory Access

The above three techniques <u>can also be applied to any cache level</u> to reduce cache hit time and increase cache bandwidth.



#14 lec # 10 Spring 2018 4-11-2018



Front Side Bus (FSB) = System Bus = CPU-memory Bus

#15 lec # 10 Spring 2018 4-11-2018





Synchronous DRAM Generations Summary

All Use: 1- Fixed Clock Rate 2- Burst-Mode Access 3- Multiple Banks per DRAM chip

For Peak Bandwidth: Initial burst latency not		SDR (Single Data Rate) SDRAM	DDR (Double Data Rate) SDRAM				
	en into account	SDR	DDR	DDR2	DDR3	DDR4	
	Year of Introduction	Late 1990's	2002	2004	2007	2014	
	# of Banks Per DRAM Chip	2	4	4	8	16	
	Example	PC100	DDR400 (PC-3200)	DDR2-800 (PC2-6400)	DDR3-1600 (PC3-12800)	DDR4-3200 (PC4-25600)	
	Internal Base Frequency	100 MHz	200 MHz	200 MHz	200 MHz	200 MHz	
	External Interface Frequency	100 MHz	200 MHz	400 MHz	800 MHz	1600 MHz	
	Peak "Nominal" Bandwidth (per 8 byte module)	0.8 GB/s (8 x 0.1)	3.2 GB/s (8 x 0.2 x 2)	6.4 GB/s (8 x 0.2 x 4)	12.8 GB/s (8 x 0.2 x 8)	25.6 GB/s (8 x 0.2 x 16)	
	Latency Range	60-90 ns	45-60 ns	35-50 ns	30-45 ns	25-40 ns ?	

The latencies given only account for memory module latency and do not include <u>memory</u> <u>controller latency</u> or <u>other address/data line delays.</u> <u>Thus realistic access latency is longer</u>

All synchronous memory types above use burst-mode access with multiple memory banks per DRAM chip

CMPE550 - Shaaban #18 lec # 10 Spring 2018 4-11-2018







The Impact of Larger Cache Block Size on Miss Rate

• A larger cache block size improves cache performance by taking better advantage of <u>spatial</u> <u>locality</u> However, for a fixed cache size, larger block sizes mean fewer cache block frames





Three-Level Cache Example

- CPU with CPI_{execution} = 1.1 running at clock rate = 500 MHz
- 1.3 memory accesses per instruction.
- L₁ cache operates at 500 MHz (no stalls on a hit in L1) with a miss rate of 5%
- L_2 hit access time = 3 cycles (T2= 2 stall cycles per hit), local miss rate 40%
- L_3 hit access time = 6 cycles (T3= 5 stall cycles per hit), local miss rate 50%,
- Memory access penalty, M= 100 cycles (stall cycles per access). Find CPI.
 - With No Cache, $CPI = 1.1 + 1.3 \times 100 = 131.1$
 - With single L_1 , CPI = 1.1 + 1.3 x .05 x 100 = 7.6
 - With L1, L2 CPI = $1.1 + 1.3 \times (.05 \times .6 \times 2 + .05 \times .4 \times 100) = 3.778$

CPI = CPI_{execution} + **Mem Stall cycles per instruction**

Mem Stall cycles per instruction = Mem accesses per instruction x Stall cycles per access

Stall cycles per memory access =
$$(1-H1) \times H2 \times T2 + (1-H1) \times (1-H2) \times H3 \times T3 + (1-H1)(1-H2) (1-H3) \times M$$

= $.05 \times .6 \times 2 + .05 \times .4 \times .5 \times 5 + .05 \times .4 \times .5 \times 100$
= $.06 + .05 + 1 = 1.11$
AMAT = $1.11 + 1 = 2.11$ cycles (vs. AMAT = 3.06 with L1, L2, vs. 5 with L1 only)
CPI = $1.1 + 1.3 \times 1.11 = 2.54$ With L1, L2, L3
Speedup compared to L1 only = $7.6/2.54 = 3$
Speedup compared to L1, L2 = $3.778/2.54 = 1.49$
Repeated here from lecture 8
#24 lec # 10 Spring 2018 4-11-2018

All Unified Ignoring write policy



Program Steady-State Bandwidth-Usage Example

- In the previous example with three levels of cache (all unified, ignore write policy)
- CPU with CPI_{execution} = 1.1 running at clock rate = 500 MHz
- 1.3 memory accesses per instruction.
- L₁ cache operates at 500 MHz (no stalls on a hit in L1) with a miss rate of 5%
- L_2 hit access time = 3 cycles (T2= 2 stall cycles per hit), local miss rate 40%
- L_3 hit access time = 6 cycles (T3= 5 stall cycles per hit), local miss rate 50%,
- Memory access penalty, M= 100 cycles (stall cycles per access to deliver 32 bytes from main memory to CPU)
- We found the CPI:

With No Cache,	$CPI = 1.1 + 1.3 \times 100 = 131.1$
With single L ₁ ,	$CPI = 1.1 + 1.3 \times .05 \times 100 = 7.6$
With L1, L2	CPI = 1.1 + 1.3 x (.05 x .6 x 2 + .05 x .4 x 100) = 3.778
With L1, L2, L3	$CPI = 1.1 + 1.3 \times 1.11 = 2.54$

Assuming that all cache blocks are 32 bytes

For each of the three cases with cache: i.e.

i.e. L1 only, L1 and L2, all three levels

- A. What is the peak (or maximum) number of memory accesses and effective peak bandwidth for each cache level and main memory?
- **B.** What is the total number of memory accesses generated by the CPU per second?
- C. What percentage of these memory accesses reach each cache level/memory and what percentage of each cache level/memory bandwidth is used by the CPU?

#26 lec # 10 Spring 2018 4-11-2018

CMPE550 - Shaaban

Program Steady-State Bandwidth-Usage Example

- A. <u>What is the peak (or maximum) number of memory accesses and effective peak bandwidth</u> <u>for each cache level and main memory?</u>
- L1 cache requires 1 CPU cycle to deliver 32 bytes, thus: Maximum L1 accesses per second = 500x 10⁶ accesses/second Maximum effective L1 bandwidth = 32 x 500x 10⁶ = 16,000x 10⁶ = 16 x10⁹ byes/sec

Cache Block Size

- L2 cache requires 3 CPU cycles to deliver 32 bytes, thus: Maximum L2 accesses per second = 500/3 x 10⁶ = 166.67 x 10⁶ accesses/second Maximum effective L2 bandwidth = 32 x 166.67x 10⁶ = 5,333.33x 10⁶ = 5.33 x10⁹ byes/sec Cache Block Size
- L3 cache requires 6 CPU cycles to deliver 32 bytes, thus: Maximum L3 accesses per second = 500/6 x 10⁶ = 83.33 x 10⁶ accesses/second Maximum effective L3 bandwidth = 32 x 166.67x 10⁶ = 2,666.67x 10⁶ = 2.67 x10⁹ byes/sec Cache Block Size
- Memory requires 101 CPU cycles (101= M+1 = 100+1) to deliver 32 bytes, thus: Maximum main memory accesses per second = 500/101 x 10⁶ = 4.95 x 10⁶ accesses/second Maximum effective main memory bandwidth = 32 x 4.95x 10⁶ = 158.42x 10⁶ byes/sec

Cache block size = 32 bytes

#27 lec # 10 Spring 2018 4-11-2018

CMPE550 - Shaaban

Program Steady-State Bandwidth-Usage Example

- For CPU with L1 Cache:
- B. <u>What is the total number of memory accesses generated by the CPU per second?</u>
- The total number of memory accesses generated by the CPU per second = (memory access/instruction) x clock rate / CPI = 1.3 x 500 x 10⁶ / CPI = 650 x 10⁶ / CPI
- With single L1 cache CPI was found = 7.6
 - CPU memory accesses = $650 \times 10^6 / 7.6 = 85 \times 10^6$ accesses/sec
- C. <u>What percentage of these memory accesses reach each cache level/memory and what</u> percentage of each cache level/memory bandwidth is used by the CPU?
- For L1: Cache Block Size

The percentage of CPU memory accesses that reach L1 = 100%

L1 Cache bandwidth usage = $32 \times 85 \times 10^6 = 2,720 \times 10^6 = 2.7 \times 10^9$ by es/sec

Percentage of L1 bandwidth used = 2,720 / 16,000 = 0.17 or 17%

(or by just dividing CPU accesses / peak L1 accesses = 85/500 = 0.17 = 17%)

• For Main Memory:

The percentage of CPU memory accesses that reach main memory = (1-H1) = 0.05 or 5% Main memory bandwidth usage = $0.05 \times 32 \times 85 \times 10^6 = 136 \times 10^6$ byes/sec Percentage of main memory bandwidth used = 136 / 158.42 = 0.8585 or 85.85%

Cache Block Size

#28 lec # 10 Spring 2018 4-11-2018

CMPE550 - Shaaban

Program Steady-State Bandwidth-Usage Example For CPU with L1, L2 Cache: B. What is the total number of memory accesses generated by the CPU per second? The total number of memory accesses generated by the CPU per second =٠ (memory access/instruction) x clock rate / CPI = $1.3 \times 500 \times 10^6$ / CPI = 650×10^6 / CPI With L1, L2 cache CPI was found = 3.778 • CPU memory accesses = $650 \times 10^6 / 3.778 = 172 \times 10^6$ accesses/sec Vs. With L1 only = 85×10^6 accesses/sec **C**. What percentage of these memory accesses reach each cache level/memory and what percentage of each cache level/memory bandwidth is used by the CPU? For L1: • The percentage of CPU memory accesses that reach L1 = 100%L1 Cache bandwidth usage = $32 \times 172 \times 10^6$ = 5,505 x 10^6 = 5.505 x 10^9 byes/sec Percentage of L1 bandwidth used = 5.505 / 16.000 = 0.344 or 34.4%Vs. With L1 only = 17%(or by just dividing CPU accesses / peak L1 accesses = 172/500 = 0.344 = 34.4%) For L2: ٠ The percentage of CPU memory accesses that reach L2 = (I-H1) = 0.05 or 5% L2 Cache bandwidth usage = $0.05x 32 x 172 x 10^6 = 275.28 x 10^6$ by es/sec Percentage of L2 bandwidth used = 275.28 / 5.333.33 = 0.0516 or 5.16% (or by just dividing CPU accesses that reach L2 / peak L2 accesses = 0.05 x 172//166.67 = 8.6/166.67 = 0.0516 = 5.16%) For Main Memory: • The percentage of CPU memory accesses that reach main memory = $(1-H1) \times (1-H2) = 0.05 \times 0.4 = 0.02$ or 2% Percentage of main memory bandwidth used = 110.11 / 158.42 = 0.695 or 69.5%Vs. With L1 only = 85.5% CMPE550 - Shaaban **Exercises:** What if Level 1 (L1) is split? What if Level 2 (L2) is write back with write allocate? #29 lec # 10 Spring 2018 4-11-2018

	Program Steady-State Bandwidth-Usage Example					
•	For CPU with L1, L2, L3 Cache:					
B .	What is the total number of memory accesses generated by the CPU per second?					
•	The total number of memory accesses generated by the CPU per second = (memory access/instruction) x clock rate / CPI = 1.3 x 500 x 10 ⁶ / CPI = 650 x 10 ⁶ / CPI					
•	With L1, L2, L3 cache CPI was found = 2.54 Vs. With L1 only = 85×10^6 accesses/sec-CPU memory accesses = $650 \times 10^6 / 2.54$ = 255.9×10^6 accesses/secWith L1, L2 = 172×10^6 accesses/sec					
C.	What percentage of these memory accesses reach each cache level/memory and what percentage of each cache level/memory bandwidth is used by the CPU?					
•	For L1: The percentage of CPU memory accesses that reach L1 = 100% L1 Cache bandwidth usage = $32 \ge 255.9 \ge 10^6 = 8,188 \ge 10^6 = 8.188 \ge 10^9$ by es/sec					
	Percentage of L1 bandwidth used = 8,188 / 16,000 = 0.5118 or 51.18% (or by just dividing CPU accesses / peak L1 accesses = 172/500 = 0.344 = 34.4%) Vs. With L1 only = 17% With L1, L2 = 34.4%					
•	For L2: The percentage of CPU memory accesses that reach $L2 = (1-H1) = 0.05$ or 5% L2 Cache bandwidth usage = $0.05x 32 x 255.9 x 10^6 = 409.45 x 10^6$ byes/sec Percentage of L2 bandwidth used = $409.45 / 5,333.33 = 0.077$ or 7.7 % (or by just dividing CPU accesses that reach L2 / peak L2 accesses = $0.05 x 255.9 / 166.67 = 12.795 / 166.67 = 0.077 = 7.7\%$ Vs. With L1, L2 only = 5.16%					
	For L3: The percentage of CPU memory accesses that reach L2 = (1-H1)x (1-H2) = 0.02 or 2% L3 Cache bandwidth usage = 0.02x 32 x 255.9 x 10 ⁶ = 163.78 x 10 ⁶ byes/sec Percentage of L3 bandwidth used = 163.78 / 2,666.67 = 0.061 or 6.1 % (or by just dividing CPU accesses that reach L3 / peak L3 accesses = 0.02 x 255.9//83.33 = 5.118/83.33 = 0.061 = 6.1%)					
• -	For Main Memory:The percentage of CPU memory accesses that reach main memory = $(1-H1) \times (1-H2) \times (1-H3) = .05 \times .4 \times .5 = 0.01$ or 1%Main memory bandwidth usage = $0.01 \times 32 \times 255.9 \times 10^6 = 81.89 \times 10^6$ byes/secPercentage of main memory bandwidth used = $110.11 / 158.42 = 0.517$ or 51.7% Vs. With L1 only = 85.5% With L1, L2 = 69.5%					
	• Exercises: What if Level 1 (L1) is split? What if Level 3 (L3) is write back with write allocate? #30 lec # 10 Spring 2018 4-11-2018					



#31 lec # 10 Spring 2018 4-11-2018

X86 CPU Dual Channel PC3200 DDR SDRAM Sample (Realistic?) Latency Data



#32 lec # 10 Spring 2018 4-11-2018

X86 CPU Cache/Memory Performance Example: AMD Athlon XP/64/FX Vs. Intel P4/Extreme Edition

