Input/Output & System Performance Issues

- System Architecture & I/O Connection Structure
 - Types of Buses/Interconnects in the system.

Isolated I/O System Architecture

- I/O Data Transfer Methods.
- System and I/O Performance Metrics.
 - I/O Throughput i.e system throughput in tasks per second
 - I/O Latency (Response Time) i.e Time it takes the system to process an average task
- Magnetic Disk Characteristics.
- I/O System Modeling Using Queuing Theory.
 - Little's Queuing Law

More Specifically steady state queuing theory

Single Server/Single Queue I/O Modeling: M/M/1 Queue

Quiz 8

- Multiple Servers/Single Queue I/O Modeling: M/M/m Queue
- Designing an I/O System & System Performance:
 - Determining system performance bottleneck.
 - (i.e. which component creates a system performance bottleneck)


4th Edition: Chapter 6.1, 6.2, 6.4, 6.5

3rd Edition: Chapter 7.1-7.3, 7.7, 7.8

The Von-Neumann Computer Model

- Partitioning of the computing engine into components:
 - <u>Central Processing Unit (CPU):</u> Control Unit (instruction decode, sequencing of operations), Datapath (registers, arithmetic and logic unit, buses).
 - 2 | Memory: Instruction (program) and operand (data) storage.
 - **Input/Output (I/O):** Communication between the CPU/memory and the outside world.

System Architecture = <u>System components</u> and how the components are connected (<u>system interconnects</u>)




Input and Output (I/O) Subsystem


• The I/O subsystem provides the mechanism for communication between the CPU and the outside world (I/O devices). Including users

Design factors:

- I/O device characteristics (input, output, storage, etc.)
 /Performance.
- I/O Connection Structure (degree of separation of I/O operations from memory operations). → Isolated I/O System Architecture
- I/O interface (the utilization of dedicated I/O and bus controllers).
- Types of buses/system interconnects (processor-memory vs. I/O buses/interconnects).
- I/O data transfer or synchronization method (programmed I/O, interrupt-driven, DMA).

Components of Total	System Execution Tin	<u>ne:</u>		_	
(or response time)					CMDEEEO Charles
	CPU	Memory	I/O		CMPE550 - Shaaban
					#3 Lec # 9 Spring 2018 4-2-2018





Main Types of Buses/Interconnects in The System

Processor-Memory Bus/Interconnect: | AKA System Bus, Front Side Bus, (FSB)

- Should offer very high-speed (bandwidth) and low latency.
- Matched to the memory system performance to maximize memory-processor bandwidth.
- Usually system design-specific (not an industry standard).
- Examples: Alpha EV6 (AMD K7), Peak bandwidth = 400 MHz x 8 = 3.2 GB/s

Intel GTL+ (P3), Peak bandwidth = $133 \text{ MHz} \times 8 = 1 \text{ GB/s}$

Intel P4, Peak bandwidth = $800 \text{ MHz} \times 8 = 6.4 \text{ GB/s}$

HyperTransport 2.0: 200Mhz-1.4GHz, Peak bandwidth up to 22.8 GB/s

Intel's QPI

Also Intel's QuickPath Interconnect (QPI) used in Core i7 system architecture

(point-to-point system interconnect not a bus)

Dedicated Links

- FSBs


O buses/Interconnects:


Sometimes called I/O channels or interfaces

- Follow bus/interface industry standards.
- Usually formed by I/O interface adapters to handle many types of connected I/O devices.
- Wide range in the data bandwidth and latency
- Not usually interfaced directly to memory instead connected to processormemory bus via a bus adapter (system chipset south bridge).
- Examples: Main system I/O bus: PCI, PCI-X, PCI Express Storage Interfaces: SATA, PATA, SCSI.

System Architecture = System Components + System Component Interconnects

FSB-Based Single Processor Socket System Architecture





Intel Core i7 "Nehalem" System Architecture Intel's QuickPath Interconnect (QPI) Point-to-point system interconnect used instead of Front Side Bus (FSB) + Memory controller integrated on processor chip (three DDR3 channels) **CPU** DDR3 memory 8.5 Gb/s **Memory** Integrated Memory Controller - 3 Ch DDR3 Intel® Core® i7 Processor **Controllers** System DDR3 memory 8.5 Gb/s family **Memory** DDR3 memory 8.5 Gb/s QPI (25.6 GB/s) Core Ø Core 1 Core 2 Core 3 PCI Express* 2.0 Graphics QuickPath Interconnect (QPI) Link (Replaces FSB) Support for up to X58 Multi-card configurations: IOH Shared L3 Cache 36 lanes 1x16, 2x16, 4x8 or other combination Partial North Bridge (No memory controller) Graphics/GPU **QPI Link(s)** 2 GB/s DMI 480 Mb/s 12 Hi-Speed USB 2.0 Ports; Intel® High Dual EHCI; USB Port Disable Isolated I/O each **Definition Audio** ICH10 6 Serial ATA Ports; eSATA; 500 6 PCI Express* x1 Gb/s each Port Disable MB/s ICH10R each x **OuickPath Interconnect:** Intel® Matrix Intel® Integrated **Intel's first point-point interconnect** Storage Technology 10/100/1000 MAC introduced 2008 with the Nehalem or SPI Intel* Turbo Memory GLCI LCI Architecture as an alternative to with User Pinning **HyperTransport** Intel® Gigabit LAN Connect **BIOS Support** Intel® Extreme Tuning Support ···· Optional I/O Controller Hub (Chipset South Bridge) CMPE550 - Shaaban

(e.g . FSB)

Bus Characteristics

Option	High performance	Low cost/performance
Bus width	Separate address & data lines	Multiplex address & data lines
Data width	Wider is faster (e.g., 64 bits)	Narrower is cheaper (e.g., 16 bits)
Transfer size	Multiple words has less bus overhead	Single-word transfer is simpler
Bus masters	Multiple (requires arbitration)	Single master (no arbitration)
Split	Yes, separate Request and Reply packets gets higher bandwidth (needs multiple masters)	No , continuous transaction? connection is cheaper and has lower latency
Clocking	Synchronous	Asynchronous

Example CPU-Memory System Buses (Front Side Buses, FSBs)

Bus	Summit	Challenge	XDBus	SP	P4
Originator	HP	SGI	Sun	IBM	Intel
Clock Rate (MHz)	60	48	66	111	800
Split transaction?	Yes	Yes	Yes	Yes	Yes
Address lines	48	40	??	??	??
Data lines	128	256	144	128	64
Clocks/transfer	4	5	4	??	??
Peak (MB/s)	960	1200	1056	1700	, 6400
Master	Multi	Multi	Multi	Multi	Multi
Arbitration	Central	Central	Central	Central	Central
Addressing	Physical	Physical	Physical	Physical	/ Physical
Length	13 inches	12 inches	17 inches	?? /	??
	FSB Bandwidtl	h matched with single	e 8-byte channel SD	RAM /	

FSB Bandwidth matched with dual channel PC3200 DDR SDRAM

Main System I/O Bus Example: PCI, PCI-Express

Specification	Bus Width (bits)	Bus Frequency (MHz)	Peak Bandwidth (MB/sec)
PCI 2.3	32	33.3	133
PCI 2.3	64	33.3	266
PCI 2.3	64	66.6	533
PCI-X 1.0	64	133.3	1066
PCI-X 2.0	64	266, 533	2100 , 4200

Not Implemented Yet

Formerly Intel's 3GIO

Legacy **PCI**

PCI-Express	1-32	???	500-16,000

Addressing **Physical** **PCI Bus Transaction Latency:**

Master

Multi

PCI requires 9 cycles @ 33Mhz (272ns)

Arbitration

Central

PCI-X requires 10 cycles @ 133MHz (75ns)

PCI = Peripheral Component Interconnect

Storage IO Interfaces/Buses

EIDE/Parallel ATA (PATA) SCSI

Data Width 16 bits 8 or 16 bits (wide)

Clock Rate Upto 100MHz 10MHz (Fast)

20MHz (Ultra)

40MHz (Ultra2)

80MHz (Ultra3)

160MHz (Ultra4)

Bus Masters 1 Multiple

Max no. devices 2 7 (8-bit bus)

15 (16-bit bus)

Peak Bandwidth 200 MB/s 320MB/s (Ultra4)

Target Application Desktop Servers

EIDE = Enhanced Integrated Drive Electronics

ATA = Advanced Technology Attachment

PATA = **Parallel ATA**

SATA = Serial ATA

SCSI = Small Computer System Interface

CMPE550 - Shaaban

#13 Lec # 9 Spring 2018 4-2-2018

I/O Data Transfer Methods

Programmed I/O (PIO): Polling (For low-speed I/O)

The I/O device puts its status information in a status register.

Memory-mapped register

- The processor must periodically check the status register.
- The processor is totally in control and does all the work.
- Very wasteful of processor time.
- **Used for low-speed I/O devices (mice, keyboards etc.)**

Interrupt-Driven I/O (For medium-speed I/O):

- An interrupt line from the I/O device to the CPU is used to generate an I/O interrupt indicating that the I/O device needs CPU attention. (e.g data is ready)
- The interrupting device places its identity in an interrupt vector.
- Once an I/O interrupt is detected the current instruction is completed and an I/O interrupt handling routine (by OS) is executed to service the device.

I/O

I/O

- Used for moderate speed I/O (optical drives, storage, neworks ..)
- Allows overlap of CPU processing time and I/O processing time

Time(workload) = Time(CPU) + Time(I/O) - Time(Overlap) I/O

> No overlap Overlap of CPU processing Time and I/O processing time

I/O data transfer methods:

Direct Memory Access (DMA) (For high-speed I/O):

- Implemented with a specialized controller that transfers data between an I/O device and memory independent of the processor.
- The DMA controller becomes the bus master and directs reads and writes between itself and memory.
- Interrupts are still used only on completion of the transfer or when an error occurs.
- Even lower CPU overhead, used in high speed I/O (storage, network interfaces)
- Allows <u>more overlap</u> of <u>CPU processing time</u> and <u>I/O processing time</u> than interrupt-driven I/O.
- DMA transfer steps:
 - The <u>CPU sets up DMA</u> by supplying device identity, operation, memory address of source and destination of data, the number of bytes to be transferred.
 - **The DMA controller starts the operation. When the data is available it transfers the data, including generating memory addresses for data to be transferred.**
 - Once the DMA transfer is complete, the controller <u>interrupts</u> the processor, which determines whether the entire operation is complete.

I/O Interface/Controller


I/O Interface, I/O controller or I/O bus adapter:

- Specific to each type of I/O device/interface standard.
- To the CPU, and I/O device, it consists of a set of control and data registers (usually memory-mapped) within the I/O address space.
- On the I/O device side, it forms a localized I/O bus which can be shared by several I/O devices
 - (e.g IDE, SCSI, USB ...) Industry-standard interfaces

Why?

- Handles I/O details (originally done by CPU) such as:
 - Assembling bits into words,
 - Low-level error detection and correction
 - Accepting or providing words in word-sized I/O registers.
 - Presents a uniform interface to the CPU regardless of I/O device.
 - Handles DMA I/O data transfers.

Low-level I/O Processing off-loaded from CPU



I/O: A System Performance Perspective

• CPU Performance: Improvement of ~ 60% per year.

i.e storage devices (hard drives)

• I/O Sub-System Performance: Limited by mechanical delays (disk I/O). Improvement less than 10% per year (IO rate per sec or MB per sec).

• From Amdahl's Law: overall system speed-up is limited by

the slowest component:

To Start With

If I/O is 10% of current processing time:

- Increasing CPU performance by 10 times
 - ⇒ 5 times system performance increase (50% loss in performance)
- Increasing CPU performance by 100 times
 - ⇒ ~ 10 times system performance (90% loss of performance)

Originally: CPU-bound

Originally: I/O = 10% CPU = 90%

I/O CPU

Speedup = 5.2
I/O = 53% CPU = 47%

Speedup = 9.2
I/O = 92% CPU = 8%

After: I/O-bound

• The I/O system performance <u>bottleneck</u> diminishes the benefit of faster CPUs on overall system performance.

System performance depends on many aspects of the system ("limited by weakest link in the chain"): The system performance bottleneck

System & I/O Performance Metrics/Modeling

Diversity: The variety of I/O devices that can be connected to the system.

Producer

i.e User, OS or

Capacity: The maximum number of I/O devices that can be connected to the system. **Producer:** Task Oueue Server: i.e I/O device Tasks _ Tasks

I/O Performance Modeling:

2

+ controller **Producer/server Model of I/O:** The producer (CPU, human etc.) creates tasks to be performed and places them in a task buffer (queue); the server (I/O device or controller) takes tasks from the queue and performs them.

I/O (or Entire System) Performance Metrics:

- **System & I/O Throughput:** The maximum data rate that can be transferred to/from an I/O device or sub-system, or the maximum number of I/O tasks or transactions completed by I/O in a certain period of time
 - Maximized when task queue is never empty (server always busy).
- **I/O Latency or response time:** The time an I/O task takes from the time it is placed in the task buffer or queue until the server (I/O system) finishes the task. Includes I/O device serice time and buffer waiting (or queuing time).
 - **→** Minimized when task queue is always empty (<u>no queuing time</u>).

Response Time = Service Time + Queuing Time

CMPE550 - Shaaban

Server

System & I/O Performance Metrics: Throughput

- Throughput is a measure of speed—the <u>rate</u> at which the I/O or storage system delivers data.
- System or I/O Throughput is measured in two ways:
- System or I/O task rate:
 - Measured in:

I/O Tasks/sec

- Accesses/second or,
- Transactions Per Second (TPS) or,
- I/O Operations Per Second (IOPS).
- I/O rate is generally used for applications where the size of each request is small, such as in transaction processing. i.e server applications
- Data rate, measured in bytes/second or megabytes/second (MB/s, GB/s ...).
 - Data rate is generally used for applications where the size of each request is large, such as in <u>scientific</u> and <u>multimedia</u> applications.

System & I/O Performance Metrics: Response time

Average

Response time measures how long a storage (or I/O) / system takes to process an I/O request and access data.

Or entire system


- I/O request latency or total processing time per I/O request.
- This time can be measured in several ways.

 For example:

 i.e. Time it takes the systematical in the sys

i.e. Time it takes the system to process an average task

- One could measure time from the user's perspective,
- the operating system's perspective,
- or the disk controller's perspective, depending on what you view as the storage or I/O system.



I/O Modeling:

Time_{system} =Time in System for a task =
Response Time = Queuing Time + Service Time

I/O Tasks

Average Task Arrival Rate r

tasks/sec

Producer-Server Model

Average Server Service Time

per task T_{ser}

Server

Producer i.e User, OS, or CPU

Queue (FIFO)

Queue wait time = T_a

Server

Shown above: Single Queue + Single Server

i.e I/O device + controller

• Throughput:

Producer

- The number of tasks completed by the server in unit time.

- In order to get the <u>highest possible throughput</u>:

Throughput is maximized when:

• The server should never be idle.

Time a task spends

waiting in queue

Task Arrival Rate, r tasks/sec

I/O Tasks


• The queue should never be empty.

• Response time:


- Begins when a task is placed in the queue
- Ends when it is completed by the server
- In order to <u>minimize the response time</u>:

Response Time is minimized when:

- The queue should be empty (no waiting time in queue). | i.e. $T_q = 0$
- The server will be idle at times.



I/O Performance: Throughput Enhancement



In general throughput can be improved by:

Ignoring CPU
I/O processing time
and other system
delays

- Throwing more hardware at the problem.
- Reduces load-related latency. Less queuing time
- Response time is much harder to reduce.
 - e.g. Faster I/O device (i.e server)

Response Time = $Time_{System} = Time_{Oueue} + Time_{Server} = T_q + T_{ser}$

Storage I/O Systems: i.e. Rotation-Based Storage: Hard Drives **Magnetic Disks Characteristics:** Platters (1-5) Diameter (form factor): 1.8in - 3.5in Rotational speed: 5,400 RPM-15,000 RPM Tracks per surface. **Sectors per track:** Outer tracks contain **Seek Time** Tracks more sectors. Recording or Areal Density: Tracks/in X Bits/in **Sector Size:** Bits/ Inch² **Cost Per Megabyte.** 512 or 4K Platter **Bytes** Seek Time: (2-12 ms) Current Areal Density ~ 640 Gbits / Inch² The time needed to move the read/write head arm. Sectors Reported values: Minimum, Maximum, Average. **Rotation Latency or Delay: (2-8 ms) Current Rotation speed Rotation** The time for the requested sector to be under 7200-15000 RPM Time the read/write head. (~ time for half a rotation) Transfer time: The time needed to transfer a sector of bits. Track Seek Read/Write Type of controller/interface: SCSI, EIDE (PATA, SATA) **Time** Head Disk Controller delay or time. Average time to access a sector of data = average seek time + average rotational delay + transfer time + disk controller overhead (ignoring queuing time) CMPE550 - Shaaban

Access time = average seek time + average rotational delay

#25 Lec # 9 Spring 2018 4-2-2018

Basic Disk Performance Example

- Given the following Disk Parameters:
 - Average seek time is 5 ms
 - Disk spins at 10,000 RPM
 - Transfer rate is 40 MB/sec

i.e.
$$T_{queue} = T_q = 0$$

Controller overhead is 0.1 ms

i.e.

Assume that the disk is idle, so no queuing delay exist.

• What is Average Disk read or write service time T_{ser} for a 500-byte (.5 KB) Sector?

Time for helf a retation


 T_{ser} = Ave. seek + ave. rot delay + transfer time + controller overhead = 5 ms + 0.5/(10000 RPM/60) + 0.5 KB/40 MB/s + 0.1 ms = 5 + 3 + 0.13 + 0.1 = 8.23 ms

Actual time to process the disk request is greater and may include CPU I/O processing Time and queuing time

T_{service} (Disk Service Time for this request)


or T_{ser}


Here: $1KBytes = 10^3$ bytes, $MByte = 10^6$ bytes, $1 GByte = 10^9$ bytes




Drive areal density has <u>increased by a factor of more than 8.5 million</u> since the first disk drive, IBM's RAMAC, was introduced in 1957. Since 1991, the rate of increase in areal density has accelerated to 60% per year, and since 1997 this rate has further accelerated to an incredible 100% per year.

Current Areal Density ~ 640 Gbits / In²






Access/Seek Time is a big factor in service(response) time for small/random disk requests. Limited improvement due to mechanical rotation speed + seek delay




The price per megabyte of disk storage has been decreasing at about 40% per year based on improvements in **data density**,-- even faster than the price decline for flash memory chips. Recent trends in HDD price per megabyte show an even steeper reduction.

Actual Current Hard Disk Storage Cost (Third Quarter 2017): < 0.00005 dollars per MByte or > 20 GBytes /Dollar



Introduction to Queuing Theory



- Concerned with long term, steady state than in startup:
 - where => Arrivals = Departures

 Average Rate Rate
- Little's Law: L_{sys} (length or number of tasks in system)


 Mean number tasks in system

 i.e. average = arrival rate x mean response time

(Steady State)

• Applies to any <u>system in equilibrium</u>, as long as nothing in the black box is creating or destroying tasks.





- Given: An I/O system in equilibrium (input rate is equal to output rate) and:
 - T_{ser} : Average time to service a task = 1/Service rate

- T_a : Average time per task in the queue

 $\begin{array}{c|c}
Response \\
Time
\end{array} \rightarrow - T_{sys}^{q} :$

Average time per task in the system, or the response time,

the sum of T_{ser} and T_{q} thus $T_{sys} = T_{ser} + T_{q}$

Ignoring CPU processing time and other system delays

- r: Average number of arriving tasks/sec (i.e task arrival rate)
- L_{ser} : Average number of tasks in service.
- L_q : Average length of queue
- L_{sys} : Average number of tasks in the system,

the sum of L_q and L_{ser}

• Little's Law states:

$$L_{sys} = r x T_{sys}$$
 (applied to system)

$$L_q = r \times T_q$$
 (applied to queue)


AKA Loading Factor Server utilization = $u = r / S_{ervice}^{Max}$ rate = $r \times T_{ser}$

r = Task Arrival rate

u must be between 0 and 1 otherwise there would be more tasks arriving than could be serviced

Here a server is the device (i.e hard drive) and its I/O controller (IOC)

A Little Queuing Theory



Server spends a variable amount of time with customers

i.e. Average – Arithmetic mean time = mI = (f1 x T1 + f2 x T2 +...+ fn x Tn)

- where T_i is the time for task i and f_i is the frequency of task i
- *variance* = (f1 x T1² + f2 x T2² +...+ fn x Tn²) m1²


Avg.

- Must keep track of unit of measure ($100 \text{ ms}^2 \text{ vs. } 0.1 \text{ s}^2$)
- Squared coefficient of variance: $C^2 = variance/m1^2$

Distributions:

- Unitless measure
- Exponential (Poisson) distribution $C^2 = 1$: most short relative to average, few others long; 90% < 2.3 x average, 63% < average
- <u>Hypoexponential distribution</u> $C^2 < 1$: most close to average, $C^2=0.5 \Rightarrow 90\% < 2.0$ x average, only 57% < average
- <u>Hyperexponential distribution</u> $C^2 > 1$: further from average $C^2=2.0 \Rightarrow 90\% < 2.8$ x average, 69% < average

A Little Queuing Theory



- Service time completions vs. waiting time for a busy server: randomly <u>arriving</u> <u>task joins a queue</u> of arbitrary length when server is busy, otherwise <u>serviced</u> <u>immediately</u>
 - Unlimited length queues key simplification
- <u>A single server queue</u>: combination of a servicing facility that accommodates 1 task at a time (server) + waiting area (queue): together called a system
- Server spends a variable amount of time servicing tasks, average, Time_{server}

$$Time_{system} = Time_{queue} + Time_{server} = T_{sys} = T_{q} + T_{ser}$$

Ignoring CPU processing time and other system delays

 T_{q}

 $Time_{queue} = Length_{queue} \ x \ Time_{server} + Time \ for \ the \ server \ to \ complete \ current \ task$ $Time \ for \ the \ server \ to \ complete \ current \ task = Server \ utilization \ x \ remaining \ service \ time \ of \ current \ task$

We need to estimate waiting time in queue (i.e $Time_{queue} = T_q$)?

 T_q ?

Here a server is the device (i.e hard drive) and its I/O controller (IOC) The response time above does not account for other factors such as CPU time.

A Little Queuing Theory: Average Queue Wait Time T_q

• Calculating average wait time in queue T_q

For Single Queue + Single Server

- If something at server, it takes to complete on average $mI(z) = 1/2 x T_{ser} x (1 + C^2)$
- Chance server is busy = u; average delay is $u \times m1(z) = 1/2 \times u \times T_{ser} \times (1 + C^2)$
- All customers in line must complete; each avg T_{ser}

 $\begin{aligned} & \text{Time}_{\text{queue}} = & \text{Time for the server to complete current} & \text{task} + \text{Length}_{\text{queue}} \times \text{Time}_{\text{server}} \\ & \text{Time}_{\text{queue}} = & \text{Average residual service time} & + \text{Length}_{\text{queue}} \times \text{Time}_{\text{server}} \end{aligned}$

$$T_{q} = u \times \underline{m1(z)} + L_{q} \times T_{s er} = 1/2 \times u \times T_{s er} \times (1 + C^{2}) + \underline{L}_{q} \times T_{s er}$$

$$T_{q} = 1/2 \times u \times T_{s er} \times (1 + C^{2}) + \underline{r} \times T_{q} \times \underline{T}_{s er}$$

$$T_{q} = 1/2 \times u \times T_{s er} \times (1 + C^{2}) + \underline{u} \times \underline{T}_{q}$$

$$T_{q} \times \underline{(1 - u)} = T_{s er} \times u \times (1 + C^{2}) / 2$$

$$T_{q} = T_{s er} \times u \times (1 + C^{2}) / (2 \times (1 - u))$$
(Little's Law)

- Notation:
 - r average number of arriving tasks/second
 - T_{ser} average time to service a task
 - **u** server utilization (0..1): $u = r \times T_{ser}$
 - T_a average time/request in queue
 - L_q average length of queue: $L_q = r \times T_q$

What if utilization u = 1?

i.e. Server is busy 100% of the time

A version of this derivation in textbook page 385 (3rd Edition: page 726)

CMPE550 - Shaaban

#36 Lec # 9 Spring 2018 4-2-2018

A Little Queuing Theory: M/G/1 and M/M/1

Single Queue + Single Server

- Assumptions so far:
 - System in equilibrium

Arrival
Distribution
(i.e C² =1)

Service
Distribution
(i.e C² =1)

Number of Servers

- Time between two successive task arrivals in line are random
- Server can start on next task immediately after prior finishes
- No limit to the queue: works First-In-First-Out (FIFO)
- Afterward, all tasks in line must complete; each avg T_{ser}
- Described "memoryless" or Markovian request arrival (M for C²=1 exponentially random), General service distribution (no restrictions), 1 server: M/G/1 queue
- When Service times have $C^2 = 1$, M/M/1 queue

•
$$T_q = T_{ser} x u x (1 + C^2) / (2 x (1 - u)) = T_{ser} x u / (1 - u)$$

(T_q average time/task in queue)

Response Time

T_{ser} average time to service a task

Average length of queue $L_q = r \times T_q = u^2 / (1 - u)$

server utilization (0..1): $u = r \times T_{ser}$

 $Time_{system} = Time_{queue} + Time_{server} = T_{sys} = T_{q} + T_{ser}$

Queuing Time, T_q

 T_q

(In Textbook page 726)

CMPE550 - Shaaban

#37 Lec # 9 Spring 2018 4-2-2018

Single Queue + Multiple Servers (Disks/Controllers) I/O Modeling: M/M/m Queue

Arrival Service Number of servers


- I/O system with Markovian request arrival rate \mathbf{r} i.e $\mathbf{C}^2 = 1$
- A single queue serviced by m servers (disks + controllers) each with

i.e
$$C^2 = 1$$
 | Markovian Service rate = $1/T_{ser}$

(and requests are distributed evenly among all servers)

$$T_q = T_{ser} x u /[m (1-u)]$$

 $where u = r x T_{ser} / m$



m number of servers

 T_{ser} average time to service a task

u server utilization (0..1): $u = r x T_{ser} / m$

 T_q average time/task in queue

 L_q Average length of queue $L_q = r \times T_q$

 $T_{sys} = T_{ser} + T_q$ Time in system (mean response time)

m servers each has service time = Tser

Please Note:

We will use this simplified formula for M/M/m not the book version 4^{th} Edition on page 388

(3rd Edition: page729)

i.e as if the m servers are a single server with an effective service time of T_{ser} / m

I/O Queuing Performance: An M/M/1 Example

i.e. producer of I/O tasks

• A processor sends 40 disk I/O requests per second, requests & service are exponentially distributed, average disk service time = 20 ms

• i.e $C^2 = 1$

- On average:
 - What is the disk utilization u?
 - What is the average time spent in the queue, T_q ?
 - What is the average response time for a disk request, T_{svs} ?
 - What is the number of requests in the queue L_q ? In system, L_{sys} ?
- We have:

$$T_{ser}$$

average number of arriving requests/second = 40 average time to service a request = 20 ms (0.02s)

We obtain:

 T_q

u



 L_{cv}

average time to service a request = 20 ms (0.02s)

Or u = 40/50 = 0.8

server utilization: $u = r \times T_{ser} = 40/s \times .02s = 0.8$ or 80%

average time/request in queue = $T_{ser} \times u / (1 - u)$

 $= 20 \times 0.8/(1-0.8) = 20 \times 0.8/0.2 = 20 \times 4 = 80 \text{ ms } (0.08s)$

average time/request in system: $T_{sys} = T_q + T_{ser} = 80 + 20 = 100 \text{ ms}$

average length of queue: $L_q = r \times T_q$

 $= 40/s \times 0.08s = 3.2$ requests in queue

average # tasks in system: $L_{sys} = r x T_{sys} = 40/s \times 0.1s = 4$

CMPE550 - Shaaban

Utilization U

Response

Time

I/O Queuing Performance: An M/M/1 Example

- Previous example with a faster disk with average disk service time = 10 ms
- The processor still sends 40 disk I/O requests per second, requests & service are exponentially distributed
- On average:

- i.e $C^2 = 1$

(Changed from 20 ms to 10 ms)

- How utilized is the disk, u?
- What is the average time spent in the queue, T_q ?
- What is the average response time for a disk request, T_{svs} ?
- We have:

 T_{ser}

average number of arriving requests/second = 40 average time to service a request = 10 ms (0.01s)

Utilization U

We obtain:

i.e Mean

Response Time

 \boldsymbol{u}

server utilization: $u = r \times T_{ser} = 40/s \times .01s = 0.4$ or 40%

average time/request in queue = $T_{ser} x u / (1 - u)$ $= 10 \times 0.4/(1-0.4) = 10 \times 0.4/0.6 = 6.67 \text{ ms } (0.0067\text{s})$

Or u = 40/100 = 0.4

average time/request in system: $T_{sys} = T_q + T_{ser} = 10 + 6.67 =$

 $= 16.67 \, \text{ms}$

Response time is 100/16.67 = 6 times faster even though the new service time is only 2 times faster due to lower queuing time.

Response **Time**

6.67 ms instead of 80 ms

Factors Affecting System & I/O Performance

- I/O processing computational requirements:
 - CPU computations available for I/O operations.
 - Operating system I/O processing policies/routines.
 - I/O Data Transfer/Processing Method used.
 - CPU cycles needed: Polling >> Interrupt Driven > DMA
- I/O Subsystem performance:
 - Raw performance of I/O devices (i.e magnetic disk performance).
 - I/O bus capabilities.

Service Time, Tser, Throughput

- I/O subsystem organization. i.e number of devices, array level ..
- Loading level (u) of I/O devices (queuing delay, response time).
- Memory subsystem performance:

Available memory bandwidth for I/O operations (For DMA)

• Operating System Policies:

- File system vs. Raw I/O.
- File cache size and write Policy.
- File pre-fetching, etc.

Components of Total System Execution Time:

CPU

` Tq

Memory

I/O

System performance depends on many aspects of the system ("limited by weakest link in the chain"): The system performance bottleneck

CMPE550 - Shaaban

#41 Lec # 9 Spring 2018 4-2-2018

CPU

I/O

OS

Memory

System Design (Including I/O)

- When designing a system, the <u>performance</u> of the <u>components</u> that make it up should be <u>balanced</u>.
- Steps for designing I/O systems are:
 - List types and performance of I/O devices and buses in the system
 - Determine target application computational & I/O demands
 - Determine the CPU resource demands for I/O processing
 - CPU clock cycles directly for I/O (e.g. initiate, interrupts, complete)
 - CPU clock cycles due to stalls waiting for I/O
 - CPU clock cycles to recover from I/O activity (e.g., cache flush)
 - Determine memory and I/O bus resource demands
 - Assess the system performance of the different ways to organize these devices:
 i.e system configurations
 - For each system configuration identify which system component (CPU, memory, I/O buses, I/O devices etc.) is the <u>performance</u> bottleneck.

 Bottleneck?
 - Improve performance of the component that poses a system performance bottleneck

System performance depends on many aspects of the system

("limited by weakest link in the chain")

System

System Performance Bottleneck

CMPE550 - Shaaban

#42 Lec # 9 Spring 2018 4-2-2018

Refinement Process



Example: Determining the System Performance Bottleneck (<u>ignoring I/O queuing delays</u>)

- Assume the following system components:
 - 500 MIPS CPU
 - 16-byte wide memory system with 100 ns cycle time
 - 200 MB/sec I/O bus Main system I/O Bus

100 Disks Total 5 x20 - 20, 20 MB/sec SCSI-2 buses, with 1 ms controller overhead

- 5 disks per SCSI bus: 8 ms seek, 7,200 RPMS, 6MB/sec (100 disks total)

• Other assumptions

5x20

- All devices/system components can be used to 100% utilization
- Average I/O request size is 16 KB

 $(i.e \ u = 1)$

- I/O Requests are assumed spread evenly on all disks.
- OS uses 10,000 CPU instructions to process a disk I/O request
- Ignore disk/controller queuing delays. (i.e u = 1)
 (Since I/O queuing delays are ignored here 100% disk utilization is allowed)
- What is the average IOPS?

i.e I/O throughput

What is the average I/O bandwidth?

Here: $1KBytes = 10^3$ bytes, $MByte = 10^6$ bytes, $1 GByte = 10^9$ bytes

What is the average response time per IO operation?

Example: Determining the System I/O Bottleneck

(ignoring queuing delays)

• The performance of I/O systems is determined by the system component with the lowest performance (the system performance bottleneck):

Determining the system performance bottleneck

- <u>CPU</u>: (500 MIPS)/(10,000 instructions per I/O) = 50,000 IOPSCPU time per I/O = 10,000 / 500,000,000 = .02 ms
- Main Memory: (16 bytes)/(100 ns x 16 KB per I/O) = 10,000 IOPSMemory time per I/O = 1/10,000 = .1 ms
- <u>I/O bus:</u> (200 MB/sec)/(16 KB per I/O) = 12,500 IOPS
- SCSI-2: (20 buses)/((1 ms + (16 KB)/(20 MB/sec)) per I/O) = 11,111 IOPSSCSI bus time per I/O = 1 ms + 16/20 ms = 1.8 ms
- Disks: (100 disks)/((8 ms + 0.5/(7200 RPMS) + (16 KB)/(6 MB/sec)) per I/O) = 6700 IOPS

 $T_{disk} = (8 \text{ ms} + 0.5/(7200 \text{ RPMS}) + (16 \text{ KB})/(6 \text{ MB/sec}) = 8 + 4.2 + 2.7 = 14.9 \text{ms}$

Throughput:

- The disks limit the I/O performance to 6700 IOPS
- The average I/O bandwidth is 6700 IOPS x (16 KB/sec) = 107.2 MB/sec
- Response Time Per I/O = Tcpu + Tmemory + Tscsi + Tdisk =

= .02 + .1 + 1.8 + 14.9 = 16.82 ms

Since I/O queuing delays are ignored here 100% disk utilization is allowed

CMPE550 - Shaaban

Here: $1KBytes = 10^3$ bytes, $MByte = 10^6$ bytes, $1 GByte = 10^9$ bytes

#44 Lec # 9 Spring 2018 4-2-2018

Example: Determining the System I/O Bottleneck Accounting for I/O Queue Time (M/M/m queue)

Assume the following system components:

Here m = 100

- 500 MIPS CPU
- 16-byte wide memory system with 100 ns cycle time
- 200 MB/sec I/O bus | Main system I/O Bus
- 20, 20 MB/sec SCSI-2 buses, with 1 ms controller overhead
- 5 disks per SCSI bus: 8 ms seek, 7,200 RPMS, 6MB/sec (100 disks)
- Other assumptions

i.e I/O

throughput

Utilization U is Given

- All devices used to 60% utilization (i.e u = 0.6).

Thus maximum utilization of any system component is fixed in question at u = 0.6 or 60%

- Treat the I/O system as an M/M/m queue.
- I/O Requests are assumed spread evenly on all disks.
- Average I/O size is 16 KB

- OS uses 10,000 CPU instructions to process a disk I/O request
- What is the average IOPS? What is the average bandwidth?
- **Average response time per IO operation?**

Example: Determining the System I/O Bottleneck Accounting For I/O Queue Time (M/M/m queue)

- The performance of I/O systems is still determined by the system component with the lowest performance (the system performance bottleneck):

 Determining the system performance bottleneck
 - CPU: $(500 \text{ MIPS})/(10,000 \text{ instr. per I/O}) \times .6 = 30,000 \text{ IOPS}$ CPU time per I/O = 10,000 / 500,000,000 = .02 ms
 - Main Memory: (16 bytes)/(100 ns x 16 KB per I/O) x .6 = 6,000 IOPSMemory time per I/O = 1/10,000 = .1 ms
 - I/O bus: $(200 \text{ MB/sec})/(16 \text{ KB per I/O}) \times .6 = 12,500 \text{ IOPS}$
 - SCSI-2: (20 buses)/((1 ms + (16 KB)/(20 MB/sec)) per I/O) x .6 = 6,666.6 IOPSSCSI bus time per I/O = 1 ms + 16/20 ms = 1.8 ms
 - Disks: $(100 \text{ disks})/((8 \text{ ms} + 0.5/(7200 \text{ RPMS}) + (16 \text{ KB})/(6 \text{ MB/sec})) \text{ per I/O}) \times .6 = 6,700 \times .6 = 4020 \text{ IOPS}$

$$T_{ser} = (8 \text{ ms} + 0.5/(7200 \text{ RPMS}) + (16 \text{ KB})/(6 \text{ MB/sec}) = 8+4.2+2.7 = 14.9 \text{ms}$$

• The disks limit the I/O performance to r = 4020 IOPS

Throughput

- The average I/O bandwidth is 4020 IOPS x (16 KB/sec) = 64.3 MB/sec
- $T_q = T_{ser} x u / [m (1-u)] = 14.9 ms x .6 / [100 x .4] = .22 ms -$
- Response Time = Tser + Tq + Tcpu + Tmemory + Tscsi =

Using expression for Tq for M/M/m from slide 36

Total System response time including CPU time and other delays

$$14.9 + .22 + .02 + .1 + 1.8 = 17.04 \, ms$$

CMPE550 - Shaaban

Here: $1KBytes = 10^3$ bytes, $MByte = 10^6$ bytes, $1 GByte = 10^9$ bytes

#46 Lec # 9 Spring 2018 4-2-2018