EECC 756 - Spring 1999
Homework Assignment #1, Due April 15

1. A workstation uses a 15-MHZ processor with a claimed 10-MIPS rating to execute a given program mix. Assuming a one-cycle delay for each memory access:
   a) What is the effective CPI of this computer?
   b) Suppose the processor is being upgraded with a 30-MHZ clock. However, the speed of the memory subsystem remains unchanged, and consequently two clock cycles are needed per memory access. If 30% of the instructions require one memory access and another 5% require two memory accesses per instruction, what is the performance of the upgraded processor compared to the original with a compatible instruction set and equal instruction counts in the program mix?

2. The following code segment, consisting of six instructions, is to be executed 64 times for the evaluation of vector arithmetic expression: 
   \[ D(I) = A(I) + B(I) \times C(I) \text{ for } 0 \leq I \leq 63 \]

   Load R1, B(I) \hspace{1cm} /R1 \leftarrow \text{Memory}(\alpha + I)/
   Load R2, C(I) \hspace{1cm} /R2 \leftarrow \text{Memory}(\beta + I)/
   Multiply R1, R2/R1 \leftarrow (R1) \times (R2)/
   Load R3, A(I) \hspace{1cm} /R3 \leftarrow \text{Memory}(\gamma + I)/
   Add R3, R1 \hspace{1cm} /R3 \leftarrow (R3) + (R1)/
   Store D(I), R3 \hspace{1cm} /\text{Memory}(\theta + I) \leftarrow (R3)/

   Where R1, R2, R3 are CPU registers, (R1) is the content of or R1, and \( \alpha, \beta, \gamma, \theta \), are the starting memory addresses of arrays B(I), C(I), A(I) and D(I) respectively. Assume four cycles for each Load or Store, two cycles for the Add, and eight cycles for the Multiply on either a uniprocessor or a single processing element (PE) in an SIMD machine.
   a) Calculate the total number of CPU cycles needed to execute the above code segment repeatedly 64 times on an SISD uniprocessor computer sequentially, ignoring all other delays.
   b) Consider the use of an SIMD computer with 64 PEs to execute the above vector operations in six synchronized vector instructions over 64-component vector data. Calculate the total execution time in cycles on the SIMD machine, ignoring instruction broadcast and other delays.
   c) If both the SISD and SIMD machines run at the same clock speed, what is the speedup gain of using the SIMD computer over the SISD computer?

3. Compare the PRAM models with physical models of real parallel computers in each of the following categories:
   a) Which PRAM variant can best model SIMD machines and how?
   b) Repeat the question in part (a) for shared-memory MIMD machine.
   c) Criticize the inadequacy of the PRAM to model most real parallel computers.

4. Develop an algorithm for a CRCW PRAM with \( n \) processors for multiplication of two \( n \times n \) matrices. Find the time complexity of your algorithm.
5. Analyze the data dependencies among the following statements in a given program:

\begin{align*}
S_1: & \quad \text{Load } R_1, 1024 \quad /R_1 \leftarrow 1024/ \\
S_2: & \quad \text{Load } R_2, M(10) \quad /R_2 \leftarrow \text{Memory}(10)/ \\
S_3: & \quad \text{Add } R_1, R_2 \quad /R_1 \leftarrow (R_1) + (R_2)/ \\
S_4: & \quad \text{Store } M(1024), R_1 \quad /\text{Memory}(1024) \leftarrow (R_1)/ \\
S_5: & \quad \text{Store } M(R_2), 1024 \quad /\text{Memory}(64) \leftarrow 1024/
\end{align*}

Where \((R_i)\) means the contents of register \(R_i\) and \(\text{Memory}(10)\) has 64 initially

a) Draw the dependence graph to show all dependencies.

b) Are there any resource dependencies if only one copy of each functional unit is available to the CPU?

c) Repeat the above for the following program statements:

\begin{align*}
S_1: & \quad \text{Load } R_1, M(100) \quad /R_1 \leftarrow \text{Memory}(100)/ \\
S_2: & \quad \text{Move } R_2, R_1 \quad /R_2 \leftarrow (R_1)/ \\
S_3: & \quad \text{Inc } R_1 \quad /R_1 \leftarrow (R_1) + 1/ \\
S_4: & \quad \text{Add } R_2, R_1 \quad /R_1 \leftarrow (R_2) + (R_1)/ \\
S_5: & \quad \text{Store } M(100), R_1 \quad /\text{Memory}(100) \leftarrow (R_1)/
\end{align*}

6. A sequential program consists of the following five statements, \(S_1\) through \(S_5\). Considering each statement as a separate process, clearly identify input set \(I_i\) and output set \(O_i\) of each process. Restructure the program using Bernstein’s conditions in order to achieve maximum parallelism between processes. If any pair of processes cannot be executed in parallel, specify which of the three conditions is not satisfied.

\begin{align*}
S_1: \quad A &= B + C \\
S_2: \quad C &= D \times E \\
S_3: \quad S &= 0 \\
S_4: \quad \text{Do } I &= A, 100 \\
\quad \quad &S = S + X(I) \\
\quad \quad \text{End Do} \\
S_5: \quad \text{IF } (S > 1000) \ C &= C \times 2
\end{align*}

7. Consider the execution of the following code segment consisting of seven statements. Use Bernstein’s conditions to detect the maximum parallelism embedded in this code. Justify the portions that cannot be executed in parallel and the remaining portions that must be executed sequentially. Rewrite the code using parallel constructs such as \texttt{Cobegin} and \texttt{Coend}. No variable substitution is allowed. All statements can be executed in parallel if they are declared in the same block of a (\texttt{Cobegin, Coend}) pair.

\begin{align*}
S_1: \quad A &= A + B \\
S_2: \quad C &= D + E \\
S_3: \quad F &= G + E \\
S_4: \quad C &= A + F \\
S_5: \quad M &= G + C \\
S_6: \quad A &= L + C \\
S_7: \quad A &= E + A
\end{align*}

8. Let \(\alpha\) be the percentage of a program code which can be executed simultaneously by \(n\) processors in a parallel computer system. Assume the remaining code must be executed
sequentially by a single processor. Each processor has an execution rate of \( x \) MIPS, and all processors are assumed equally capable.

a) Derive an expression for the effective MIPS rate when using the system for the exclusive execution of this program, in terms of \( n \), \( \alpha \), and \( x \).

b) If \( n = 16 \) and \( x = 4 \) MIPS, determine the value of \( \alpha \) which will yield a system performance of 40 MIPS.

9. The following Fortran program is to be executed on a uniprocessor and a parallel version is to be executed on a shared-memory MIMD multiprocessor:

```
L1: Do 10  I = 1, 1024
L2: SUM(I) = 0
L3: Do 20 J = 1, I
L4  20 SUM(I) = SUM(I) + J
L5: 10 Continue
```

Suppose statements 2 and 4 each take two machine cycles, including all CPU and memory-access activities. Ignore the overhead caused by the software loop control (statements L1, L3, and L5) and all other system overhead and resource conflicts.

a) What is the total execution time of the program on a uniprocessor.

b) Divide the I-loop iterations among 32 processors with pre-scheduling as follows: Processor 1 executes the first 32 iterations (I = 1 to 32), processor 2 executes the next 32 iterations (I = 33 to 64), and so on. What is the execution time and speedup factor compared with part (a) (Note that the computational workload dictated by the J-loop is unbalanced among the processors.

c) Modify the given program to facilitate a balanced parallel execution of the computational load over all 32 processors.

d) What is the minimum execution time of the modified balanced program of part (c) when executing on 32 processors? What is the new speedup over the uniprocessor?

10. To become familiar with the PVM environment, modify the source code of the divide and conquer addition example program (discussed in class) to also find and output the maximum number of the set of numbers being added. The master program: psum.c, slave program spsum.c and data file rand_data.txt, are all given on the course home page. Compile and run the modified program using the provided rand_data.txt. Submit your modified master and slave programs, the results of the program, and a description of the modifications done. Discuss the impact of this modification, if any, on the performance of the program.